Each JTAG-compliant IC has boundary scan cells at every I/O pin, connected in a serial shift register. Four signals (TCK, TMS, TDI, TDO) plus optional TRST form the Test Access Port (TAP). The TAP controller is a state machine that selects instruction or data registers. Test patterns are shifted in through TDI, applied to pins, and results captured and shifted out through TDO. Multiple ICs on a board are daisy-chained.

What can boundary scan test?

Stuck-at faults (shorted to VCC or GND). Solder bridges (shorts between adjacent pins). Open connections (unsoldered pins). It can also program FPGAs and flash memory through the JTAG chain. For RF boards, boundary scan tests the digital control interface (SPI, I2C) to RF ICs, verifying the programming path even though it cannot test RF signal paths directly.

TCK (Test Clock): synchronizes all operations. TMS (Test Mode Select): controls TAP state machine. TDI (Test Data In): serial data into the chain. TDO (Test Data Out): serial data out. TRST (Test Reset, optional): asynchronous reset. All signals are low-speed digital (typically 1-20 MHz). The 4-wire interface provides complete test access to all JTAG-compliant ICs on the board.

Electronic Design Automation

Boundary Scan

Boundary Scan (IEEE 1149.1, commonly called JTAG) is a test and debug methodology that uses serial shift registers built into IC pins to test board-level interconnections, program FPGAs and flash memory, and debug embedded processors, all through a 4-wire Test Access Port (TCK, TMS, TDI, TDO). Essential for BGA and fine-pitch packages where physical probe access is impossible. Multiple ICs are daisy-chained for full board coverage.

Category: Electronic Design Automation

Standard: IEEE 1149.1

Understanding Boundary Scan

As IC packages shrank to BGA and 0.4 mm pitch QFP, traditional bed-of-nails in-circuit testing became impossible. Boundary scan moved the test probes inside the IC, at every I/O pin. The boundary scan cells can capture the state of each pin (observe mode), drive each pin to a known value (control mode), or pass through normal operation (transparent mode).

For RF boards, JTAG tests the digital control paths (SPI to synthesizers, I2C to gain controllers, GPIO to switches) while RF signal paths are verified through separate RF measurements. The combination provides comprehensive manufacturing test coverage.

JTAG TAP Signals

TCK: Test clock (1-20 MHz)
TMS: TAP state machine control
TDI: Serial data in
TDO: Serial data out
TRST: Async reset (optional)

Chain length: N ICs × M pins each
Test time: proportional to chain length

Board Test Method Comparison

Method	Access	Coverage	BGA Support
Boundary Scan	4 wires	Digital interconnect	Yes
ICT (bed-of-nails)	Physical probes	Analog + digital	Limited
Flying probe	Moving probes	Analog + digital	Limited
Functional test	Connectors	System-level	Yes

Common Questions

Frequently Asked Questions

How it works?

Shift registers at every pin. 4-wire TAP. Shift in test patterns, capture results. Daisy-chain multiple ICs. 1-20 MHz clock.

What it tests?

Stuck-at faults, solder bridges, opens. Also programs FPGAs/flash. RF boards: tests digital control paths (SPI, I2C).

JTAG signals?

TCK (clock), TMS (control), TDI (data in), TDO (data out), TRST (optional reset). Low-speed digital.

Related Terms

← Boundary Element Method Bow-Tie Antenna →

Test Solutions

Request a Quote

Need JTAG test equipment, boundary scan software, or board test fixtures? Contact our team.

Get in Touch