Why use an FPGA instead of a DSP or ASIC for RF?

FPGA vs. DSP: FPGAs execute hundreds of operations in parallel (one DSP slice per multiply-accumulate). A DSP processor runs sequentially. For a 256-point FFT at 245.76 MSPS (5G NR), a DSP would need billions of operations per second. An FPGA implements the FFT as a pipelined datapath, processing one sample per clock cycle. Latency is deterministic (nanoseconds), compared to microseconds for a DSP. FPGA vs. ASIC: ASICs offer better power efficiency and lower per-unit cost at high volume (>100K units). But FPGAs are reconfigurable: you can update the waveform, add features, or fix bugs by reprogramming. This is critical for defense (software-defined radios) and telecom (standard updates). ASICs require 12-18 months and millions of dollars for a new tape-out.

What RF DSP functions run on FPGAs?

DUC/DDC (Digital Up/Down Conversion): NCO + mixer + decimation/interpolation filters. Processes 100+ MHz bandwidth in real time. FFT/IFFT: core of OFDM modulation (LTE, 5G NR, Wi-Fi). 4096-point FFT for 5G NR in <1 us. Digital Beamforming: complex weight multiplication and summation across antenna elements. 64T64R massive MIMO: 64 parallel beamforming chains. DPD (Digital Predistortion): polynomial model evaluation at 4-5x signal bandwidth. Memory polynomial with 7th order, 5 memory taps = 35 coefficients updated in real time. Channelization: polyphase filter banks for simultaneous reception of multiple channels. FEC encoding/decoding: LDPC and polar code processing for 5G NR.

What are RFSoC devices?

RFSoC (RF System on Chip) devices from AMD/Xilinx integrate high-speed ADCs and DACs directly into the FPGA fabric. The Zynq UltraScale+ RFSoC Gen 3 (ZU49DR) includes: 16x 14-bit ADCs at 5 GSPS, 16x 14-bit DACs at 10 GSPS, ARM Cortex-A53 processors, 930K logic cells, 4,272 DSP slices. This eliminates the need for external ADC/DAC chips and the high-speed serial interfaces between them and the FPGA. RFSoCs directly sample and synthesize signals from DC to 6 GHz, enabling direct RF sampling architectures for 5G, phased arrays, and radar. A single RFSoC replaces an entire board of discrete components.

Digital Processing

FPGA (Field Programmable Gate Array)

Q: What are RFSoC devices?

RFSoC (RF System on Chip) devices from AMD/Xilinx integrate high-speed ADCs and DACs directly into the FPGA fabric. The Zynq UltraScale+ RFSoC Gen 3 (ZU49DR) includes: 16x 14-bit ADCs at 5 GSPS, 16x 14-bit DACs at 10 GSPS, ARM Cortex-A53 processors, 930K logic cells, 4,272 DSP slices. This eliminates the need for external ADC/DAC chips and the high-speed serial interfaces between them and the FPGA. RFSoCs directly sample and synthesize signals from DC to 6 GHz, enabling direct RF sampling architectures for 5G, phased arrays, and radar. A single RFSoC replaces an entire board of discrete components.

/eff-pee-jee-ay/

An FPGA is a reconfigurable IC with programmable logic blocks, DSP slices, and high-speed I/O. In RF: implements DUC/DDC, FFT, beamforming, DPD, and channelization in parallel with deterministic latency. RFSoC integrates 16x ADCs/DACs (5-10 GSPS) into FPGA fabric for direct RF sampling. Reconfigurable for SDR and standard updates. AMD/Xilinx and Intel dominate.

Category: Digital Processing

RFSoC: 16 ADC/DAC

Logic: Up to 9M cells

Understanding FPGAs in RF

The FPGA has become the computational heart of modern RF systems. Where analog circuits once dominated, FPGAs now perform frequency conversion, filtering, beamforming, and error correction in the digital domain. The key advantage is parallelism: an FPGA can execute thousands of multiply-accumulate operations simultaneously, enabling real-time processing of wideband signals that no sequential processor could handle. Reconfigurability means the same hardware can be reprogrammed for different waveforms, standards, or missions.

FPGA Processing Capacity

FPGA EMI characteristics:
f_clk = 100–800 MHz (fabric clock)
I_transient = C_load×V_DD×f×N_toggles

SSN (simultaneous switching noise):
V_SSN = L_pkg×N×dI/dt

Decoupling requirement:
C_target = I_peak×Δt/ΔV
Typically: 100s of 100nF MLCC near FPGA

FPGA vs. Alternatives for RF

Platform	Parallelism	Latency	Reconfigurable	Power	Volume Cost
FPGA	Very high	Deterministic (ns)	Yes	Moderate	High
DSP processor	Low-medium	Variable (μs)	Yes (SW)	Low	Low
GPU	Very high	Variable (ms)	Yes (SW)	High	Moderate
ASIC	Highest	Deterministic (ns)	No	Lowest	Lowest (>100K)
RFSoC	Very high	Deterministic (ns)	Yes	Moderate	High

Key Equations

Decibel conversion:
Power: dB = 10log(P₂/P₁)
Voltage: dB = 20log(V₂/V₁)

dBm to watts:
P(W) = 10^{(dBm−30)/10}
0 dBm = 1 mW, +30 dBm = 1 W

Wavelength:
λ = c/f = 300/f(MHz) meters

Comparison

Factor	EMI impact	Mitigation	Effectiveness	Notes
Core switching	Broadband noise	Decoupling	−10–20 dB	Hundreds of caps
I/O toggle rate	Clock harmonics	SSCG/termination	−6–10 dB	Edge rate control
Config/bitstream	Unique per design	Floorplanning	Variable	Design-dependent
SerDes	Multi-GHz	Pre-emphasis/equalization	−5–10 dB	High-speed
Power rails	PDN resonance	Target impedance	−20 dB	PDN design

Common Questions

Frequently Asked Questions

FPGA vs. DSP/ASIC?

FPGA: massively parallel, deterministic, reconfigurable. DSP: sequential, flexible but slow for wideband. ASIC: best power/cost at high volume but 12-18 month tape-out, not reconfigurable. FPGA is the sweet spot for defense and telecom.

RF DSP functions?

DUC/DDC, FFT (OFDM), beamforming (64T64R), DPD (polynomial model), channelization (polyphase filter bank), FEC (LDPC/polar). All running in parallel at 100+ MHz bandwidth in real time.

RFSoC?

AMD/Xilinx integrates 16x ADCs (5 GSPS) + 16x DACs (10 GSPS) + ARM cores + 930K logic cells into one chip. Direct RF sampling DC-6 GHz. Eliminates external ADC/DAC. Single chip replaces entire board.

Related Terms

← FMCW FSPL →