What interconnect technologies are used between RF chiplets?

The main approaches are silicon interposer (2.5D), EMIB (Embedded Multi-die Interconnect Bridge from Intel), organic substrate fan-out, and direct die-to-die bonding. Silicon interposers use through-silicon vias (TSVs) and fine-pitch redistribution layers (2 to 10 micrometer lines/spaces) to connect chiplets with bump pitches of 25 to 55 micrometers. EMIB embeds a small silicon bridge in an organic substrate only where chiplets need to communicate, reducing cost versus full interposers. For RF, the critical challenge is maintaining controlled impedance (50 ohms) through the die-to-die interface, requiring careful design of micro-bump transitions and redistribution layer geometry.

IC Packaging & Integration

Chiplet

Q: Why are chiplets important for RF system integration?

No single semiconductor process excels at everything an RF system needs. GaN provides the highest power density for PAs (5 to 10 W/mm), SiGe BiCMOS offers the best noise figure for LNAs (0.5 to 1.0 dB at 28 GHz), and advanced CMOS (7 nm and below) provides the density for digital beamforming ASICs with billions of transistors. A monolithic approach would require compromises in every block. Chiplet architecture allows each function to be fabricated in its optimal process, then assembled into a single package with die-to-die interconnects shorter than 100 micrometers, achieving performance close to monolithic integration while maintaining process flexibility. DARPA's CHIPS program and the commercial UCIe standard are driving this approach.

Q: How does chiplet architecture affect RF signal integrity?

Die-to-die transitions introduce discontinuities at micro-bump interfaces (25 to 55 micrometer pitch), redistribution layer vias, and interposer through-silicon vias. Each transition adds parasitic inductance (10 to 50 pH) and capacitance (5 to 20 fF), which at 28 GHz create return loss of -15 to -20 dB per transition. Careful impedance matching, ground via fencing, and electromagnetic co-simulation of the entire package are required. Additionally, thermal management is critical because GaN PA chiplets dissipate 5 to 20 W/cm-squared while adjacent CMOS digital chiplets are temperature-sensitive. Thermal interface materials and heat spreader design must maintain junction temperatures below 150 degrees C for GaN and 85 degrees C for CMOS.

/chip-lit/

A small, functionally specialized integrated circuit die designed to be assembled with other chiplets into a multi-die package using advanced interconnects such as silicon interposers, EMIB, or UCIe. In RF systems, chiplets enable heterogeneous integration of different semiconductor processes on a single substrate: GaN for power amplifiers (5 to 10 W/mm), SiGe BiCMOS for low-noise amplifiers (0.5 dB NF at 28 GHz), and advanced CMOS (7 nm and below) for digital beamforming ASICs. Die-to-die interconnects achieve bandwidths exceeding 100 Gbps at bump pitches of 25 to 55 micrometers.

Category: IC Packaging & Integration

Bump Pitch: 25 to 55 μm

D2D BW: 100+ Gbps

Understanding Chiplet

The chiplet approach emerged because Moore's Law scaling alone cannot meet the diverse requirements of modern RF systems. A phased-array radar module, for example, needs high-power GaN transmit amplifiers, low-noise SiGe receive chains, high-speed ADCs/DACs, and a digital beamforming processor with billions of gates. No single semiconductor process optimizes all four. Monolithic integration forces compromises: GaN cannot support dense digital logic, and CMOS cannot handle the voltage and power density needed for efficient RF power amplification. By fabricating each function as a separate chiplet in its optimal process node, designers achieve best-in-class performance for every block while sharing a single package.

The critical enabler is the die-to-die interconnect. Traditional multi-chip modules used wire bonds (0.1 to 1 nH, practical to about 40 GHz) or flip-chip on organic substrates (50 to 200 μm pitch). Modern chiplet architectures use silicon interposers with redistribution layers at 2 to 10 μm line/space, achieving bump pitches of 25 to 55 μm and parasitic inductance below 50 pH per connection. Intel's EMIB (Embedded Multi-die Interconnect Bridge) places a small silicon bridge only where two chiplets need to communicate, reducing cost compared to full-wafer interposers. The UCIe (Universal Chiplet Interconnect Express) standard defines physical and protocol layers for die-to-die links at 4 to 32 Gbps per lane, enabling standardized multi-vendor chiplet ecosystems. For RF signals, maintaining 50-ohm controlled impedance through the micro-bump transition requires careful electromagnetic design of the redistribution layer and ground via fencing to suppress crosstalk below -40 dB between adjacent channels.

Chiplet Interconnect Parameters

Micro-Bump Parasitic Inductance:
L_bump ≈ 10 to 50 pH (at 25 to 55 μm pitch)

Reactance at mmWave:
X_L = 2πfL_bump [Ω] (X = 8.8 Ω at 28 GHz for 50 pH)

Bandwidth Density (UCIe):
BW = N_lanes · R_lane / W_edge [Gbps/mm of die edge]

Where L_bump = micro-bump inductance, f = operating frequency, N_lanes = number of UCIe lanes, R_lane = per-lane data rate (4 to 32 Gbps), W_edge = die edge length used for interconnect. UCIe achieves 1,350 Gbps/mm bandwidth density at the advanced package tier.

Chiplet Packaging Technology Comparison

Technology	Bump Pitch	L per Bump	Max RF Freq	Example
Wire Bond MCM	150 to 250 μm	0.1 to 1.0 nH	~40 GHz	Traditional T/R modules
Flip-Chip on Organic	100 to 200 μm	30 to 100 pH	~60 GHz	5G FR2 front-end modules
EMIB (Intel)	55 μm	15 to 30 pH	~77 GHz	Ponte Vecchio, DARPA CHIPS
Silicon Interposer (2.5D)	25 to 45 μm	10 to 20 pH	~110 GHz	TSMC CoWoS, AMD MI300
Hybrid Bond (3D)	1 to 10 μm	< 5 pH	~200+ GHz	TSMC SoIC, Intel Foveros

Common Questions

Frequently Asked Questions

Why are chiplets important for RF system integration?

No single process excels at everything: GaN provides 5 to 10 W/mm PA power density, SiGe offers 0.5 to 1.0 dB LNA noise figure, and 7 nm CMOS enables billion-gate digital beamformers. Chiplet architecture lets each function use its optimal process, assembled into one package with sub-100 μm interconnects. DARPA's CHIPS program and the UCIe standard are driving adoption for defense phased arrays and 5G infrastructure.

What interconnect technologies connect RF chiplets?

Silicon interposers use TSVs and fine-pitch redistribution (2 to 10 μm lines) with 25 to 55 μm bump pitch. Intel EMIB embeds a small bridge only where chiplets communicate, cutting cost versus full interposers. For RF, the challenge is maintaining 50-ohm impedance through micro-bump transitions, requiring EM co-simulation of bump geometry, redistribution layers, and ground via fencing to keep return loss below -15 dB at 28 GHz.

How does chiplet architecture affect RF signal integrity?

Die-to-die transitions add 10 to 50 pH parasitic inductance and 5 to 20 fF capacitance per bump, creating -15 to -20 dB return loss at 28 GHz per transition. Ground via fencing and impedance matching are essential. Thermal management is also critical: GaN PA chiplets dissipate 5 to 20 W/cm² while adjacent CMOS digital chiplets must stay below 85 degrees C, requiring careful thermal interface design.

Related Terms

← Chipless RFID Chiral Medium →